Monday, August 16, 2010

DDR3 SDRAM components

Introduction of asynchronous RESET pin
Support of system-level flight-time compensation
On-DIMM mirror-friendly DRAM pinout
Introduction of CWL (CAS write latency) per clock bin
On-die I/O calibration engine
READ and WRITE calibration
Posted by at

No comments:

Post a Comment

Subscribe to: Post Comments (Atom)