it infromation
Monday, August 16, 2010
DDR3 SDRAM components
Introduction of asynchronous RESET pin
Support of system-level flight-time compensation
On-
DIMM
mirror-friendly DRAM pinout
Introduction of CWL (CAS write latency) per clock bin
On-die I/O calibration engine
READ and WRITE calibration
No comments:
Post a Comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment